本文へ移動
cccskills
無料GitHub で公開

pcbway

PCBWay PCB fabrication and assembly — turnkey/consigned assembly, design rules, ordering workflow. Alternative to JLCPCB for manufacturing. Use with KiCad. Use this skill when the user mentions PCBWay, needs turnkey assembly (PCBWay sources parts by MPN), has parts not available on LCSC, needs assembled boards with non-LCSC components, wants to compare PCBWay vs JLCPCB, or needs assembly with parts sourced globally rather than from LCSC only. For gerber/CPL export, stencil ordering, and BOM management, see the `bom` skill.

インストール方法を見る

含まれるファイル(1)

  • SKILL.md8.4 KB

SKILL.md(原文)

インストールする前に、エージェントに与えられる指示の中身を確認できます。

PCBWay — PCB Fabrication & Assembly

PCBWay is a PCB fabrication and assembly service based in Shenzhen, China. It is an alternative to JLCPCB with similar capabilities and pricing.

Typical usage: Order bare prototype PCBs + framed stencil from PCBWay during prototyping (parts sourced separately from DigiKey/Mouser, hand-assembled in lab). For production runs (100s qty), order fully assembled boards from PCBWay using turnkey component sourcing (PCBWay sources parts by MPN). JLCPCB is the primary alternative. For BOM management, gerber/CPL export, and stencil ordering, see the bom skill.

Related Skills

SkillPurpose
kicadRead/analyze KiCad project files, DFM scoring
bomBOM management, gerber/CPL export, stencil ordering
digikeySearch DigiKey (prototype sourcing, primary — also preferred for datasheet downloads via API)
mouserSearch Mouser (prototype sourcing, secondary)
lcscSearch LCSC (production sourcing, JLCPCB parts)
jlcpcbJLCPCB PCB fabrication & assembly (primary alternative)
emcEMC pre-compliance risk analysis — run before fab to catch EMC issues
spiceSPICE simulation — verify analog subcircuits before committing to fab

Key Differences from JLCPCB

FeaturePCBWayJLCPCB
Component sourcingTurnkey (PCBWay sources by MPN)LCSC parts library (you provide LCSC PNs)
Parts libraryNo fixed library — sources globallyLCSC library (basic/extended parts)
Assembly fee modelQuote-based per projectPer-part fees (basic free, extended $3 each)
Pricing turnaroundManual quote, 1–2 business daysInstant online pricing
BOM formatMPN-based (manufacturer part numbers)LCSC PN-based

Plan around manual quoting. PCBWay assembly requires a human-reviewed quote before you can place the order — typically 1-2 business days after uploading files. JLCPCB shows assembly pricing instantly at checkout. If you're prototyping and need to iterate quickly, the JLCPCB feedback loop is much tighter. PCBWay's value is in sourcing parts JLCPCB can't, not in turnaround speed.

When to use PCBWay over JLCPCB:

  • Parts not available on LCSC — PCBWay sources globally by MPN
  • Need turnkey sourcing — provide MPNs, PCBWay handles procurement
  • Prefer quote-based pricing over per-part fee model
  • Need consigned/kitted assembly (you ship parts to PCBWay)
  • Timeline allows for the manual-quote turnaround

Assembly Options

OptionDescription
TurnkeyPCBWay sources all parts by MPN — you just provide the BOM
Partial turnkeyPCBWay sources some parts, you supply others
Consigned/KittedYou supply all parts, PCBWay assembles

BOM Format for Assembly

PCBWay accepts XLS, XLSX, or CSV BOMs.

Turnkey / Partial Turnkey BOM

Line#,Qty,Designator,MPN,Manufacturer,Description,Package,Type
1,3,"C1,C2,C5",GRM155R71C104KA88D,Murata,100nF 16V X7R MLCC,0402,SMD
2,1,U1,ESP32-S3-WROOM-1-N16R8,Espressif,ESP32-S3 WiFi/BT module,ESP32-S3-WROOM-1,SMD

Required columns:

ColumnDescription
Line#Row number
QtyQuantity per board
DesignatorReference designators (comma-separated)
MPNManufacturer Part Number — PCBWay sources by this
ManufacturerManufacturer name
DescriptionPart description
PackageFootprint/package name
TypeSMD, THT (through-hole), or Hybrid

For turnkey, the MPN is the critical field — PCBWay uses it to source parts from their global supply chain.

KiCad BOM Export for PCBWay

  1. In KiCad, ensure MPN and Manufacturer fields are populated in symbol properties
  2. Export via Edit Symbol Fields > Export CSV
  3. Reformat columns to match PCBWay's expected format (add Line#, Qty, Type columns)

For gerber export settings and CPL format, see the bom skill — both JLCPCB and PCBWay use the same formats.

PCB Design Rules (PCBWay Capabilities)

Standard PCB (1-2 layers)

ParameterMinimum
Trace width0.1mm (4mil)
Trace spacing0.1mm (4mil)
Via diameter0.3mm
Via drill0.15mm
Annular ring0.15mm (6mil)
Min hole size0.15mm
Board thickness0.2-3.2mm (default 1.6mm)
Min board size3x3mm
Max board size600x1200mm (1-2 layer)

Multi-layer (4+ layers)

ParameterMinimum
Trace width0.09mm (3.5mil)
Trace spacing0.09mm (3.5mil)
Via drill0.15mm
Layer countUp to 14 layers (standard), 24+ (advanced)
Max board size560x1150mm

Additional Capabilities

FeatureSpecification
Copper weight (outer)1oz-8oz
Copper weight (inner)1oz-4oz
Solder mask colorsGreen, Red, Yellow, Blue, White, Black, Matt Green, Matte Black, Purple
Silkscreen colorsWhite, Black, Yellow
Surface finishesHASL (leaded/lead-free), ENIG, OSP, Hard Gold, Immersion Silver/Tin, ENEPIG
Impedance control+/-10% tolerance
Castellated holes>=0.4mm diameter

Importing DRU into KiCad

If you have a PCBWay .kicad_dru design rules file, import it in KiCad Board Editor > Board Setup > Design Rules > Import Settings.

Assembly Constraints

  • Minimum order: 5 PCBs
  • Sides: Top, bottom, or both
  • Component types: SMD, through-hole, or mixed
  • Fine-pitch: BGA and QFP supported
  • Assembly drawings: recommended (photos/diagrams of special placement)
  • Special instructions: add notes for polarity, orientation, or non-standard placement

PCBWay Partner API (Approval Required)

Contact PCBWay for partner API access. Partner API at https://api-partner.pcbway.com.

Available endpoints:

  • PCB Quotation — POST api/Pcb/PcbQuotation — get PCB price
  • Place Order — POST api/Pcb/PlaceOrder — add to cart
  • Confirm Order — POST api/Pcb/ConfirmOrder — finalize and pay
  • Query Order — POST api/Pcb/QueryOrderProcess — track order status

Documentation: https://api-partner.pcbway.com/Help

Ordering Workflow

Prototype Order (Bare PCB + Stencil)

  1. Export gerbers from KiCad (see bom skill for export settings)
  2. Upload gerbers to https://www.pcbway.com/orderonline.aspx — configure layers, thickness, color, qty
  3. Order a framed stencil separately at https://www.pcbway.com/stencil.aspx
  4. Order — PCBs and stencil typically arrive in ~1 week

Production Order (Assembled Boards)

  1. Export gerbers from KiCad (see bom skill for export settings)
  2. Export BOM as CSV with MPN, Manufacturer, Description, Package, Type columns
  3. Export CPL (centroid/placement file) as CSV (see bom skill for format)
  4. Upload gerbers to PCBWay — configure PCB specs
  5. Select "PCB Assembly" — choose Turnkey, Partial Turnkey, or Consigned
  6. Upload BOM and centroid files
  7. Add assembly drawings/photos if needed (recommended for complex boards)
  8. PCBWay reviews files and provides quote
  9. Confirm and order

Tips

  • MPN is what matters — unlike JLCPCB (LCSC PNs), PCBWay sources globally by Manufacturer Part Number
  • Turnkey is easiest — just provide MPNs in BOM, PCBWay handles sourcing
  • Assembly requires manual quoting — unlike JLCPCB's instant pricing, PCBWay reviews your files and provides a custom quote (typically 1-2 business days). Factor this into your timeline.
  • Assembly drawings help — submit photos or annotated PDFs for complex placement
  • Lead time varies — turnkey assembly depends on component sourcing time; check with PCBWay
  • Rotation offsets — PCBWay may have different rotation conventions than KiCad; verify with assembly drawings
  • Solder mask colors — more options than JLCPCB (includes purple, matt variants)
  • Edge clearance — keep copper >=0.3mm from board edge

レビュー

まだレビューはありません。使ってみた感想をお寄せください。

同じリポジトリのスキル

概要と使いどころ

Use AtomLane to compile and execute safe atomic parallel plans on macOS and native Windows Preview for worthwhile independent argv tasks, dependency DAGs, supported platform entrypoints, or Apple-silicon operators. Use at task start or an execution boundary when structured local work may contain two or more worthwhile units; skip plain answers, one quick command, and work whose effects cannot be safely bounded.

日本語の概要は準備中です。原文の説明を表示しています。

hashgraph-online/awesome-codex-plugins1,2752026年10月11日 更新

add

無料

Register a deferred decision in the debt registry. Trigger by judgment, not a marker scan, whenever a future reader would ask "why this way?": an unmade decision, stub, loosened type, bypassed check, swallowed error, a default picked "for now", or a TODO/FIXME/HACK/XXX marker. Trigger immediately whenever you defer work, or when the user invokes $add. Over-register freely; the developer drops with "drop A", "drop A,C", or "drop all".

日本語の概要は準備中です。原文の説明を表示しています。

hashgraph-online/awesome-codex-plugins1,2752026年10月11日 更新

ADK 框架适配层。为 LangChain / EINO / AutoGen / AgentScope / CrewAI 提供框架特定的 代码模板、惯用模式、API 映射和项目结构,供 agent-dev-workshop Phase 5 代码生成使用。 每个框架 reference 文件标注 verified_date 用于版本锁定。

日本語の概要は準備中です。原文の説明を表示しています。

hashgraph-online/awesome-codex-plugins1,2752026年10月11日 更新

中文调试修复技能。用于报错、测试失败、页面异常、功能不符合预期、需要定位根因并做最小修复时。触发语包括"进入调试模式""帮我修问题""报错了""测试失败""页面坏了""找根因"。

日本語の概要は準備中です。原文の説明を表示しています。

hashgraph-online/awesome-codex-plugins1,2752026年10月11日 更新

交互式 AI Agent 开发工作坊:通过 6 阶段深度协作对话,引导用户完成 Agent 需求分析、架构设计、 工具定义、Prompt 与编排设计、代码生成、验证迭代,产出可直接运行的 Agent 项目。 框架无关设计优先,支持 LangChain / EINO / AutoGen / AgentScope / CrewAI 等 ADK 框架。

日本語の概要は準備中です。原文の説明を表示しています。

hashgraph-online/awesome-codex-plugins1,2752026年10月11日 更新

中文漂移审计技能。用于项目或学习过程变乱、上下文漂移、任务分叉、多个方案冲突、命名不一致、Codex 可能顺手改多了时。触发语包括"漂移检查""感觉跑偏了""项目变乱了""检查是否失控""分叉太多""上下文漂移"。

日本語の概要は準備中です。原文の説明を表示しています。

hashgraph-online/awesome-codex-plugins1,2752026年10月11日 更新

hashgraph-online のスキルをすべて見る

このスキルの問題を報告する